Xilinx regards a process shrink on programmable logic as a "must" if its is to achieve a competitive cost structure, and the company expects to debut products at the 45 nm node in 2008, said company Asia Pacific marketing director Cheng Hsin Nan. Structured ASICs, on the other hand, are subject to stiffer design challenges when design rules go further into deep submicron, he noted.

More here at DigiTimes.