Toshiba today announced a new three dimensional (3D) memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size. The Japanese chipmaker noted that this design is a potential candidate technology for meeting future demand for higher-density NAND flash memory.

More here at Digitimes.