Intel lays out Itanium road to 32 nm
San Francisco (CA) - There isn’t much we have heard about Intel’s flagship processor for datacenter processors lately : But Itanium is alive and Intel has just updated its roadmap - ranging from the upcoming Montvale processor, to Tukwila, the first 32 nm design Poulson and its successor Kittson.
According to Intel, Montvale, the update of the current dual-core Itanium 2 (Montecito), is on track for a launch in the second half of this year. The chip will bring higher clock speeds, larger caches and a faster front side bus. Tukwila, scheduled for a late 2008 introduction, will take the Itanium family to 65 nm.
Features of Tukwila will include four cores, support for hyperthreading and larger cache size, which will result in about twice the performance capability of Montvale, according to Intel. The CPU will also come with a new function called Double Device Data Correction (DDDC), which can fix both single and double device memory hard-errors, according to Intel. Additionally, Tukwila will introduce the Common System Interface (CSI) as a replacement for the front side bus as well as an integrated memory controller
Poulson, expected to debut in the 2010 timeframe, will be built on a 32 nm structure and will be based on what Intel calls a "new ultra parallel micro-architecture." Intel promises "significantly more cores, more threads and more instructions per cycle" for Poulson, while it will continue to integrate large on-die caches. "Kittson" will follow after Poulson ; Intel declined to comment on any details about this processor.
According to Intel, Montvale, the update of the current dual-core Itanium 2 (Montecito), is on track for a launch in the second half of this year. The chip will bring higher clock speeds, larger caches and a faster front side bus. Tukwila, scheduled for a late 2008 introduction, will take the Itanium family to 65 nm.
Features of Tukwila will include four cores, support for hyperthreading and larger cache size, which will result in about twice the performance capability of Montvale, according to Intel. The CPU will also come with a new function called Double Device Data Correction (DDDC), which can fix both single and double device memory hard-errors, according to Intel. Additionally, Tukwila will introduce the Common System Interface (CSI) as a replacement for the front side bus as well as an integrated memory controller
Poulson, expected to debut in the 2010 timeframe, will be built on a 32 nm structure and will be based on what Intel calls a "new ultra parallel micro-architecture." Intel promises "significantly more cores, more threads and more instructions per cycle" for Poulson, while it will continue to integrate large on-die caches. "Kittson" will follow after Poulson ; Intel declined to comment on any details about this processor.
Intel CEO compares AMD's success to a "comet passing in the night"
- LED makers pushing LED-based TVs at LED Lighting Taiwan 2007
- I/O Magic announces 250 GB portable hard drive
- Diamond's 1GB Radeon HD 2900 XT + DirectX 10 Cards
- Panda Software Offers Money Back Guarantee
- Broadcom Enhances IPTV Networks
- Research: Who's Working at Home?
- OmniVision's 1/4-Inch, 3-Megapixel Camera Chip
- AMD set to launch PCIe 2.0 chipsets this year
- Presidential debate to feature YouTube video questions
Garmin introduces widescreen navigation devices
- Renesas announces low-cost 45nm and below technology for transistors
- Microsoft patents voice-based caller ID, GUI of screen phone
- Gateway to sell computers in China
- AP: Blockbuster to favor Blu-ray over HD DVD
- Gigabyte cuts into PSU market
- Intel expected to lower Santa Rosa CPU prices by over 30% in Q3
- Sony: Mylo PMP hitting sales targets
- Safari: Do we really need another Web browser?
- PS3 firmware update fixes HDMI bug
Sponsored
See more
Latest news
Miscellaneous Previous news
Partners




