Memory Disambiguation
Many times, load instructions have to wait until other instructions are executed, although they have nothing to do with them. The memory disambiguation predictor selects memory loads that are independent from prior write operations in order to execute them ahead of the scheduled point of time (see image). Again, this is a way of making sure that the processor pipeline is provided with data as efficiently as possible, and it masks memory latencies at the same time.
Sponsored
Latest Miscellaneous News
- 28/05 – Intel Picks UK for Research Institute on Sustainable Cities
- 27/05 – U.S. Hacks Al-Qaeda Affiliate Website in Yemen
- 25/05 – Specs for Dell's Windows 8 Clover Trail Tablet Leaked
- 25/05 – Google to Buy Arduino, Raspberry Pi Kits for UK Schools
- 25/05 – Chinese DDoS Attack Takes Down UK Domain Registrar
Latest Miscellaneous reviews
- 23/05 – Act Of Valor: Bandito Brothers' Jacob Rosenberg,...
- 16/04 – The Complete iPad 3 Review: Retina Display, A5X, 4G LTE, And...
- 12/04 – The Windows Phone 7.5 Review, A Month-Long Experience
- 05/04 – Killer Wireless-N 1103 Review: Can Qualcomm Take On Centrino?
- 28/02 – Mobile World Congress 2012: Nokia, Asus, Intel, Samsung, And LG
