Fill Rate, Rendering Pipelines And Triangle Size
Fill Rate, Rendering Pipelines And Triangle Size
If we look at the wireframe of the Boxster once more, we can see that some of the triangles are extremely small. In fact some triangles are so small that they build a white chaos together with other small triangles around them. You can easily understand that many of those small triangles represent one or even less than one pixel. This is an important issue for the fill rate of the pixel-rendering unit. You have to realize that the pixel-rendering unit can only be fed with one triangle at a time, unless the chip would have several T&L and triangle setup units. If the triangle consists of fewer pixels than the amount of rendering pipelines in the pixel-rendering unit, some of those pipelines will be idle. This is the big disadvantage of several parallel rendering pipelines. A chip such as NVIDIA's GeForce2 GTS that comes with four rendering pipelines will always have some idle pipelines if a triangle contains less than four pixels. Frames with many small triangles will therefore never be able to live up to the high fill rate claims. You can imagine that there are the more small triangles the lower the resolution is. This is why we can always see the effective fill rate (frame rate * screen resolution) increase as resolution increases.
- Previous page Excurse - The Next Step Of The 3D...
- Next page Wasted Energy - The Rendering Of...
- Overclocking AMD's Socket Processors
- Tom's Blurb: Overclocking AMD's Socket A Processors
- The Heat is On: PC Expo in New York
- 3D Benchmarking - Understanding Frame Rate Scores
- Full Review of NVIDIA's GeForce2 MX
- Overclocking AMD's Thunderbird and Duron Processor
- The Need for Speed: Embedded Processor Forum in San Jose
- Computex 2000 Part 3: Final Words
- Computex 2000 Part 2: Tom's View
- Athlon Thunderbirds Made In Germany: AMD's Fab 30 in Dresden
